- R. Treviño-Cervantes, "The Clip Is Not the Chip: Towards Full-Chip ILT," in AI for Chip Design - NeurIPS 2026 Workshop, 2026.
- R. Treviño-Cervantes, "Hardware-Aware U-Net Architecture for FPGA-Based Computational Lithography," in Advances in Computational Intelligence – MICAI 2026, ser. Lecture Notes in Artificial Intelligence, Springer, 2026, to appear.
- R. Treviño-Cervantes and A. Rodriguez-Liñán, "Yield-Aware Trajectory Optimization for Wafer Stages in Step-and-Scan Lithography Systems," in Congreso Nacional de Control Automático (CNCA) 2026, Asociación de México de Control Automático (AMCA), 2026.
← MNNW